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Abstract  –  An empirical non-linear model for SOI MOSFET useful for large-signal simulations of high frequency circuit 
design is presented. An original close form expression is proposed for the drain current and charge conservation is taken 
into account, as capacitances are derived from a single charge model.  The model's parameters are first extracted, prior the 
model implementation in a circuit simulator. Then some comparisons with experimental data are proposed to validate the 
model. Note that the model is well suited for the Fully Depleted either the Partially Depleted devices. 
INTRODUCTION 
SOI MOSFET devices present more and more interesting 
high frequency performances along with the continuous 
decrease of the gate length. For this reason, it seems 
realistic to use such devices in centimetrique and probably 
millimetrique wave ranges [1] [3]. 
Several empirical non-linear models for MESFET's and 
HEMT's have been developed for high frequency 
applications, but not so much for MOSFET on SOI 
substrate. The existing ones are generally physics oriented 
and they require technological data for their parameter 
extraction [2]. 
The aim of this paper is to present an empirical non-linear 
model for SOI MOSFET, easy to extract, scalable on gate 
width, for applications like amplifiers, mixers and 
oscillators down to the millimetrique range. This model 
which was studied for Fully Depleted (F.D.) and Partially 
Depleted (P.D.) SOI MOSFET's realised by the CEA LETI 
[3], describes accurately their electrical (DC-AC) 
characteristics. It includes a non-linear drain current 
expression that is continuous and infinitely derivable, 
leading the transconductance and the drain conductance to 
be continuous. The capacitances are derived directly from 
a gate charge expression that ensures the charge 
conservation principle. 
THE NON LINEAR DRAIN CURRENT  
The drain current equation is originally based on the 
Angelov's [4] model developed for III-V devices, but it has 
been modified in order to be suitable for SOI devices: 
),()(),( dsigsigsidsigsidsi VVfVKfVVI =        (1) 
In (1), the first function depends on the control voltage Vgsi 
while the second one is dependent on both Vgsi and Vdsi. 
More specifically the drain current is given by the 
following expression: 
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Equivalent-circuit model for the MOS SOI with the non-linear elements. 
Intrinsic and extrinsic element values for an F.D. SOI MOS with Lg=0.25 
µm and W=8x12.5µm. 
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In (2) Y is the same term as those used in Angelov model 
[4]. Polynomial expressions were added to better describe 
the experimental variations of the transconductance gm and 
conductance gd in the saturation regime. The term 
tanh(Vdsi(K7Vgsi+a)) describes the region between the 
linear and the saturation regime of the transistors. The last 
term ensures a current to be equal to zero in subthreshold 
region and for negative gate biases. All the terms Pi, Ki, a, 
Vpk and Ipk are the current model's parameters, Wf is the 
transistor's width per finger and nf the number of fingers. 
Vth is the measured threshold voltage. They don't have any 
real physical meaning (except of Vth) even if some of them 
have physical dimensions.  
The transconductance's and conductance's equations are 
given by: 
Rs 
S 
Ld=1 pH 
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Ls=1 pH 
Cpd=16.5 fF 
Cpg=2.6 fF 
 
Ri=1 Ohm.mm 
Cds=15 fF 
Rg=340 Ohm/mm 
Rs=0.33 Ohm.mm 
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This model describes the static current versus the intrinsic 
voltages Vgsi and Vdsi taking into account the potential drop 
across Rs and Rd. 
THE NON LINEAR CAPACITANCE 
The best way to model capacitance and to keep charge 
conservation is to consider the total charge at a given 
physical point of a device [5]. The charge on the gate 
electrode depends on the gate bias and the drain bias : 
Qg(Vgsi,Vdsi). The capacitance Cgs and Cgd will be [5]: 
cteVdsi
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The capacitances Cgs and Cgd are derived from the same 
charge expression and are interdependent. They have to 
verify this mathematical relation (4), otherwise the model 
is not charge conservative. Using a charge model from 
which the expressions for Cgs and Cgd are calculated by (4), 
we can model the gate capacitances without having to take 
into account of a transcapacitance Cm element [5], [6]. 
Following this principles the gate charge for the MOS SOI 
transistors was modelled by the equation inspired by [7]: 
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In (5), Lg is the gate length, Wf the gate width per finger 
and nf the number of fingers. C0, Ld, Cggi, Cgdi, g  and Vt are 
the model parameters. (4) and (5) give the explicit 
functions for Cgs and Cgd. 
SIMULATION, RESULTS  
We present here the results obtained for a FD SOI 
MOSFET with W=8x12.5 µm, Lg=0.25 µm and with 
salicide gate. The model parameters extracted for this 
transis tor are summarized in table I. 
 
 
 
 
 
 
 
 
 
 
 
 
The parameters were extracted using an optimisation 
procedure in the ICCAP environment (Agilent 
Technologies EEsof), by adjusting the model equations on 
the measured DC and AC data. The intrinsic and extrinsic 
elements were deduced from bias depending S-parameter 
measurements [8]. The model was imple mented in the 
ADS (Agilent Technologies EEsof) circuit simulator. 
Small signal and large signal simulations were carried out 
in order to perform some comparisons with experimental 
data and validate the model. 
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Fig. 2.a  Static drain current versus drain bias for 5 different 
values of gate bias. Measurements (symbols) and model (solid 
line). 
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Fig. 2.b  Static transconductance gm versus gate bias Vgs for Vds=1V. 
Measurements (triangles) and model (solid line). Static conductance gd 
versus drain bias Vds for Vgs=1V. Measurements (circles) and model 
(solid line). 
We observe an excellent agreement in Fig.2a-b upon the 
static simulation for the drain current versus Vds for 
different values of Vgs, but also for the output conductance 
gd and the transconductance gm. In Fig.3 is shown the 
capacitance Cgs measured and modelled by the expressions 
(4) and (5). There is a slight disagreement due to the fact 
TABLE I 
Current parameters 
Vpk Ipk a P1 P2 P3 Vth 
403.7 
mV 
34.89 
mA/mm 
0.808 
V-1 
2.434 
V-1 
-0.791 
V-2 
1.016  
V-3 
0.34  
V 
K0 K1 K2 K3 K4 K5  K6 K7 
1.202 
— 
2.118 
 V-1 
4.613 
V-2 
-0.799 
V-3 
0.049  
V-1 
0.049  
V-2 
0.061 
V-3 
2.962 
V 
Charge parameters 
C0 Ld Cgg0 Cgg1 Cgg2 Cgg3 
1.768 
fF/mm2 
4.441 
fm 
-4.905 
— 
-24.78 
— 
-29.63 
V-1 
6.066  
V-2 
Cgd0 Cgd1 Cgd2 ? Vt 
1.671  
— 
51.68 
— 
-17.36 
V-1 
0.584  
— 
1.552  
V 
Gm (S) 
Gd (S) 
Vgs (V) in gm case 
Vds (V) in gd case 
gm 
gd 
Vdsi 
Vgdi 
Vgsi Cgs Cgd 
Qg 
that, a priori, we don’t know the exact expression of the 
gate charge, nevertheless the model is charge conservative. 
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Fig. 3.  Capacitance Cgs versus gate bias Vgs for Vds=0, 1 and 2 
V. Measurements (symbols) and model (solid line). 
Next, in Fig.4 a-b, the small-signal simulations are 
compared to the measured ones. The four S-parameters are 
plotted for frequencies varying from 0.25 GHz to 50 GHz  
and the agreement is quite good. 
 
 
 
 
 
 
Fig. 4.a  S11 and S22 parameters versus frequency varying from 
0.25 GHz to 50 GHz for Vgs=0.6 V and Vds=1 V. Measurements 
(symbols) and model (solid line). 
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Fig. 4.b  S21 and S12(x10)  parameters versus frequency varying 
from 0.25 GHz to 50 GHz for Vgs=0.6 V and Vds=1 V. 
Measurements (symbols) and model (solid line). 
Finally, in order to validate the model, some large signal 
measurements have been carried out. For this purpose, we 
have applied at the input of the device a microwave power 
Pin using a 50 W  generator and measured the output power 
Pout absorbed by the 50 W  load (Fig.5) [9]. The results are 
shown in Fig.6.a and a good agreement has been observed 
with the large signal simulation made using ADS. 
 
 
 
 
Fig. 5  Schematic measurement setup used for determination of 
the one tone power response of the device. 
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Fig. 6.a  Output power Pout and gain versus input power on the 
transistor with W=8x12.5 µm. f=4 GHz, Vgs=1.5 V, Vds=2 V. 
Measurements (symbols) and model (solid line). 
The scalability of the model in large signal condition 
versus gate width W has been checked as well on Fig.6.b, 
where we present the Pout versus Pin of the transistor with 
W=8x12.5 µm  scaled at W=8x6.25 µm, and we compare it 
to the measured data of a transistor with W=8x6.25 µm  
(same frequency and biases). 
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Fig. 6.b  Output power Pout and gain versus input power on the 
transistor. Measurements (symbols) and model (solid line). 
CONCLUSIONS 
In this paper a new empirical non-linear model for SOI 
MOSFET's (FD and PD) has been presented. This model is 
based both upon close form expressions of the non-linear 
drain current and gate charge. The parameters of the model 
can be easily extracted using ICCAP optimiser and the 
comparisons in terms of static and dynamic performances 
Cgs (F) 
Vgs (V) 
Gain 
Pout  
Pout  
Gain 
S11 
S22 
S12x10  
S21  
Amplifier 
Isolator 
Pin Prefl Pout 
Synthesizer (10 MHz – 40 GHz) 
Vgs Vds 
Polar 
Tee Polar Tee DUT 50 O Directive 
coupler 
Directive 
coupler 
are in good agreement with the experimental ones. Finally, 
single tone large signal measurements have been made and 
compared with simulations. As a conclusion, this non-
linear model can be useful for the design of centimetrique 
and millimetrique non-linear circuits (mixers or 
oscillators). 
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